Steep-slope Hysteresis-free Negative Capacitance MoS2 Transistors by Si, Mengwei et al.
  1 
Steep Slope Hysteresis-free Negative Capacitance 
MoS2 Transistors 
Mengwei Si1,3, Chun-Jung Su2, Chunsheng Jiang1,4, Nathan J. Conrad1,3, Hong Zhou1,3, Kerry D. Maize1,3, 
Gang Qiu1,3, Chien-Ting Wu2, Ali Shakouri1,3, Muhammad A. Alam1 and Peide D. Ye*,1,3 
1School of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana 
47907, United States 
2National Nano Device Laboratories, Hsinchu 300, Taiwan 
3Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, United States 
4Tsinghua National Laboratory for Information Science and Technology, Institute of 
Microelectronics, Tsinghua University, Beijing 100084, China 
 
* Address correspondence to: yep@purdue.edu (P.D.Y.)  
  2 
The so-called Boltzmann Tyranny defines the fundamental thermionic limit of the 
subthreshold slope (SS) of a metal-oxide-semiconductor field-effect transistor (MOSFET) at 
60 mV/dec at room temperature and, therefore, precludes the lowering of the supply voltage 
and the overall power consumption1,2. Adding a ferroelectric negative capacitor to the gate 
stack of a MOSFET may offer a promising solution to bypassing this fundamental barrier3. 
Meanwhile, two-dimensional (2D) semiconductors, such as atomically thin transition metal 
dichalcogenides (TMDs) due to their low dielectric constant, and ease of integration in a 
junctionless transistor topology, offer enhanced electrostatic control of the channel4-12. Here, 
we combine these two advantages and demonstrate for the first time a molybdenum disulfide 
(MoS2) 2D steep slope transistor with a ferroelectric hafnium zirconium oxide layer (HZO) 
in the gate dielectric stack. This device exhibits excellent performance in both on- and off-
states, with maximum drain current of 510 μA/μm, sub-thermionic subthreshold slope and 
is essentially hysteresis-free. Negative differential resistance (NDR) was observed at room 
temperature in the MoS2 negative capacitance field-effect-transistors (NC-FETs) as the 
result of negative capacitance due to the negative drain-induced-barrier-lowering (DIBL). 
High on-current induced self-heating effect was also observed and studied. 
TMDs have been intensely explored as 2D semiconductors for future device technologies. 
Atomically thin MoS2 has been extensively studied as a highly promising channel material because 
it offers the ideal electrostatic control of the channel, ambient stability, an appropriate direct 
bandgap and moderate mobility. The TMD is generally configured in a junctionless (JL) form, 
where metal-semiconductor contacts replace the source/drain p-n junctions of a bulk transistor. 
Junctionless MoS2 FETs exhibit high on/off ratio and strong immunity to short channel effects for 
transistor applications with channel length (Lch) down to sub-5 nm4-12. However, the power 
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dissipation issue remains unresolved as silicon-based MOSFETs scaling. To overcome the 
thermionic limit, several novel device concepts have been proposed with potential SS less than 60 
mV/dec at room temperature such as impact-ionization FETs (II-FET)13, tunneling FETs (T-
FET)14,15, nanoelectromechanical FETs (NEMFET)16 and NC-FETs17-28. In a NC-FET, the 
insulating ferroelectric layer served as a negative capacitor so that channel surface potential can 
be amplified more than the gate voltage, and hence the device can operate with SS less than 60 
mV/dec at room temperature3. The simultaneous fulfillment of internal gain and non-hysteretic 
condition is crucial to the proper design of capacitance matching in a stable NC-FET. Meanwhile, 
the channel transport in NC-FETs remains unperturbed. Therefore, coupled with the flatness of the 
body capacitance of TMD materials and symmetrical operation around the zero-charge point in a 
junctionless transistor, performance in 2D JL-NCFET is expected to improve for both on- and off-
states. Therefore, it would be highly desirable to integrate ferroelectric insulator and 2D ultrathin 
channel materials as a 2D JL-NCFET to achieve high on-state performance for high operating 
speed and sub-thermionic SS for low power dissipation.  
Here, we demonstrate steep slope MoS2 NC-FETs by introducing ferroelectric HZO into 
the gate stack. These transistors exhibit essentially hysteresis-free switching characteristics with 
maximum drain current of 510 μA/μm and sub-thermionic subthreshold slope. The maximum 
drain current of the NC-FETs fabricated in this work is found to be around five times larger than 
MoS2 FETs fabricated on 90 nm SiO2 using the same process. As will be discussed below, this is 
a direct consequence of on-state voltage application in a JL-NCFET. Negative differential 
resistance, correlated to the negative DIBL at off-state, is observed because of drain coupled 
negative capacitance effect. Remarkably, the high performance sustains despite significant self-
heating in the transistors, as opposed to traditional bulk MOSFETs.  
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The experimental device schematic of a MoS2 NC-FET, as shown in Fig. 1a, consist of a 
mono-layer up to dozen layers of MoS2 as channel, 2 nm amorphous aluminum oxide (Al2O3) layer 
and 20 nm polycrystalline HZO layer as the gate dielectric, heavily doped silicon substrate as the 
gate electrode and nickel source/drain contacts. HZO is chosen for its ferroelectricity, CMOS 
compatible manufacturing, and ability to scale down equivalent oxide thickness (EOT) to ultra-
thin dimensions23-28. An amorphous Al2O3 layer was applied for capacitance matching and gate 
leakage current reduction through polycrystalline HZO. A cross-sectional transmission electron 
microscopy (TEM) image of a representative MoS2 NC-FET is shown in Fig. 1b and detailed 
energy dispersive X-ray spectrometry (EDS) elemental mapping is presented in Fig. 1c. The EDS 
analysis confirms the presence and uniform distribution of elements Hf, Zr, Al, O, Mo and S. No 
obvious inter-diffusion of Hf, Zr and Al is found. A detailed measurement of the gate stack on 
rapid thermal annealing (RTA) temperature dependence using metal-oxide-semiconductor 
capacitor structure was carried out using fast I-V measurement. The measured hysteresis loops for 
polarization versus electric field (P-E) and XRD results suggest 400-500 oC RTA after atomic 
layer deposition (ALD) deposition contributes to enhance the ferroelectricity (Supplementary 
Section 1). 
The electrical characteristics of MoS2 NC-FETs are strongly dependent on the 
ferroelectricity of HZO layer, defined by the film annealing temperature and gate-to-source voltage 
(VGS) sweep speed. In addition to standard I-V measurements, the “hysteresis” is measured as VGS-
difference between forward (from low to high) and reverse (from high to low) VGS sweeps at ID=1 
nA/μm and at VDS=0.1 V. Here, we first study the room temperature characteristics of MoS2 NC-
FETs. Fig. 2a shows the ID-VGS characteristics of a device with 500 oC annealed gate dielectric, 
measured at VGS step of 0.5 mV. This device has a channel length of 2 μm, channel width of 3.2 
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μm and channel thickness of 8.6 nm. The hysteresis (~12 mV) is small and essentially negligible, 
consistent with the theory of NC-FET. Gate leakage current (IG) is negligible (Supplementary 
section 2). Fig. 2b shows SS vs. ID data of the same device as in Fig. 2a, and the comparison with 
simulation results and experimental results with 20 nm Al2O3 only as gate dielectric. The MoS2 
FETs fabricated on a 20 nm Al2O3 conventional dielectric present the typical SS of 80-90 mV/dec, 
much larger than the values from NC-FETs. SS is extracted for both forward sweep (SSFor) and 
reverse sweep (SSRev). The device exhibits SSRev=52.3 mV/dec, SSFor=57.6 mV/dec. SS below 60 
mV/dec at room temperature is conclusively demonstrated for both forward and reverse sweeps at 
this near hysteresis-free device.  
Since the HZO polarization depends on sweep-rate, the electrical characterization for the 
MoS2 NC-FETs is also carried out at different VGS sweeping speeds. The sweeping speed is 
controlled by modifying the VGS measurement step, from 0.3 mV to 5 mV. Fig. 2c shows the ID-
VGS characteristics of a few-layer MoS2 NC-FET measured at slow, medium and fast sweep speed, 
corresponding to VGS=0.3, 1 and 5 mV. Hysteresis of the MoS2 NC-FETs is found to be diminished 
by reducing the sweeping speed. A plateau and a minima characterize the SS (vs ID) during reverse 
sweep. These features (SSRev,min#1 and SS Rev,min#2) are observed among almost all fabricated 
devices when measured with fast sweep VGS, as shown in Fig. 2d. The second local minimum of 
SS is the result of the switching between two polarization states of the ferroelectric oxide, 
associated with loss of capacitance matching at high speed. When measured in fast sweep mode 
where VGS step is 5 mV, the device exhibits SSFor=59.6 mV/dec, SSRev,min#1=41.7 mV/dec, and 
SSRev,min#2=5.6 mV/dec. Overall, average SS less than 60 mV/dec for over 4 decades of drain 
current. In slow sweep mode, no obvious second local minima and hysteresis can be observed as 
shown in Fig. 2a, reflecting well-matched capacitances throughout the subthreshold region. Fig. 
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2e shows the thickness dependence of SS from mono-layer to 5 layers of MoS2 as channels (See 
supplementary section 4 for layer number determination). No obvious thickness dependence SS is 
observed. Fig. 2f shows the temperature dependence of SS for a MoS2 NC FET measured from 
280 K down to 160 K. Measured SS is below the thermionic limit down to 220 K. SS below 190 
K is above the thermionic limit because of the stronger impact of Schottky barrier at lower 
temperatures. Detailed I-V characteristics at low temperature can be found in supplementary 
section 5. 
Although the above MoS2 NC-FET shows average SS during reverse sweep less than 60 
mV/dec for more than 4 decades, low hysteresis is generally required for any transistor application. 
A detailed discussion on the non-hysteretic and internal gain conditions of MoS2 NC-FET can be 
found in supplementary section 7 by using experimentally measured P-E results directly on HZO 
films. We find that both SS and hysteresis in MoS2 NC-FETs is sensitive to the annealing 
temperature on gate dielectric. The dependence of SS on different RTA temperature is 
systematically studied (Supplementary Section 3). It is found that MoS2 NC-FETs with RTA at 
400 oC and 500 oC have smaller SS compared to as-grown samples and 600 oC annealed samples, 
as shown in Fig. S4. This conclusion can be obtained similarly from hysteresis loop of P-E because 
gate stack with RTA at 400 oC and 500 oC show larger remnant polarization, indicating stronger 
ferroelectricity. A statistical study on temperature dependent hysteresis is shown in Fig. S4d. It is 
found that MoS2 NC-FETs with 500 oC RTA exhibit the lowest hysteresis comparing with devices 
without RTA, devices with RTA at 400 oC and 600 oC. Therefore, RTA temperature engineering 
could be useful and important to balance the request for both steep slope and low hysteresis.  
Drain-induced-barrier-lowering is widely observed as one of the major evidences for the 
short channel effects in MOSFETs2. In conventional MOSFETs, the threshold voltage (Vth) shifts 
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toward the negative direction as drain voltage. The DIBL, defined as DIBL=-ΔVth /ΔVDS, is 
usually positive. It has been theoretically predicted that with ferroelectric insulator introduced into 
gate stack of a practical transistor, the DIBL could be reversed in NC-FETs29. NDR can naturally 
occur as a result of the negative DIBL effect. Fig. 3a shows the negative DIBL in ID-VGS 
characteristics of another device with a channel length of 2 μm, a channel width of 5.6 μm, a 
channel thickness of 7.1 nm and 2 nm Al2O3 and 20 nm HZO as gate dielectric. It is evident that 
the ID-VGS curve shifts positively when VDS is increased from 0.1 V to 0.5 V. As this negative 
DIBL happens around off-state, NDR is also observed simultaneously in the same device at the 
off-state as shown in Fig. 2b. Fig. 3c shows the illustration of band diagram of negative DIBL 
effect. The negative DIBL origins from the capacitance coupling to from drain to interfacial layer 
between Al2O3 and HZO. The interfacial layer potential (Vmos) can be estimated as a constant when 
the thickness of ferroelectric oxide layer is thin (Supplementary section 7). Simulation of Vmos 
shows when VDS is increased, the interfacial potential is reduced (Fig. 3d), indicating the carrier 
density in MoS2 channel is reduced. Thus, the channel resistance is increased which lead to the 
NDR effect. 
The EOT of the gate stack (2 nm Al2O3 and 20 nm HZO) in this work is measured to be 
4.4 nm by C-V measurement. The breakdown voltage is consistently measured to be around 11 V. 
The breakdown voltage/EOT is 2.5 V/nm, which is about 2.5 times larger than the value of SiO2. 
It can be easily verified that the breakdown voltage/EOT is proportional to the electric 
displacement field. As it is well known from Maxwell’s equations that electric displacement field 
is proportional to the charge density, higher breakdown voltage/EOT could lead to higher carrier 
density. Fig. 4a shows the ID-VDS characteristics measured at room temperature of a MoS2 NC 
FET with 100 nm channel length. The thickness of the MoS2 flake is 3 nm. The gate voltage was 
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stressed up to 9 V and maximum gate voltage over EOT in this device is about 2 V/nm. Maximum 
drain current of 510 μA/μm is achieved, which is about 5 times larger than the control devices 
using 90 nm SiO2 as gate dielectric. Note that this maximum drain current is obtained without 
special contact engineering such as doping11 or heterostructure contact stack10; indeed, as 
discussed in the supplementary information, the junctionless topology is the key to improved 
performance of the transistor. It is an important but unexplored advantage in applying ferroelectric 
gate stack to enhance on-state performance. Another type of NDR (Fig. 4b) is also clearly observed 
when the device is biased at high VGS because of the self-heating effect from large drain current 
and voltage. Fig 4c shows the thermo-reflectance image taken at different power density from 0.6 
W/mm to 1.8 W/mm. The heated channel with the increased temperature up to ~40 oC suggests 
the self-heating effect, which potentially degrades channel mobility and limits the maximum drain 
current, has to be considered in MoS2 NC-FETs. 
In conclusion, we have successfully demonstrated MoS2 2D NC-FETs with the 
simultaneous promising on- and off-state characteristics. The stable, non-hysteretic and bi-
directional sub-thermionic switching characteristics are unambiguously confirmed to be the result 
of negative capacitance effect. On-state performance is enhanced at the same time with a maximum 
drain current of 510 μA/μm at room temperature, which leads to self-heating effect. Finally, we’ve 
shown that the observed negative differential resistance is induced by the negative DIBL effect. 
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Figure captions 
Figure 1 | Schematic and fabrication of MoS2 NC-FETs. a Schematic view of a MoS2 NC-FET. 
The gate stack includes the heavily doped Si as gate electrode, 20 nm HZO as the ferroelectric 
capacitor, 2 nm Al2O3 as capping layer and capacitance matching layer. 100 nm Ni was deposited 
using e-beam evaporator as source/drain electrode. b Cross-sectional view of a representative 
sample showing bi-layer MoS2 channel, amorphous Al2O3 and polycrystalline HZO gate dielectric. 
c. Corresponding EDS elemental mapping showing the distribution of elements of Hf, Zr, Al, O, 
Mo and S. 
Figure 2 | Off-state switching characteristics of MoS2 NC-FETs. a ID-VGS characteristics 
measured at room temperature and at VDS from 0.1 V to 0.9 V. VGS step is 0.5 mV. The thickness 
of the MoS2 flake is 8.6 nm, measured from AFM. This device has a channel length of 2 μm and 
channel width of 3.2 μm, RTA was performed at 500 oC during substrate preparation. b SS versus 
ID characteristics of the same device in Fig. 2a, showing minimum SS below 60 mV/dec for both 
forward and reverse sweep. And the comparison of SS versus ID characteristics with simulation 
results on the same device structure and experimental MoS2 FET with 20 nm Al2O3 only as gate 
oxide. c ID-VGS characteristics measured at room temperature and at VDS=0.1 V at different gate 
voltage sweep speed. VGS step was set to be from 0.3 mV to 5 mV. The thickness of the MoS2 
flake is 5.1 nm. This device has a channel length of 1 μm and channel width of 1.56 μm. RTA 
temperature was 400 oC on gate dielectric. d SS versus ID characteristics during fast reverse sweep 
of the same device in Fig. 2c. The SS versus ID characteristics show two local minima, defined as 
min #1 and min #2. The min #2 suggests the switching between different polarization states of the 
ferroelectric HZO. e Layer dependence of SS from 1 layer to 5 layers. The SS of MoS2 NC-FETs 
shows weak thickness dependence. f Temperature dependence of SS from 160 K layer to 280 K. 
Measured SS is below the thermionic limit down to 220 K. SS below 190 K shows above the 
thermionic limit because of stronger impact of Schottky barrier on SS. 
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Figure 3 | NDR and negative DIBL in MoS2 NC-FETs. a ID-VGS characteristics measured at 
room temperature and at VDS at 0.1 V and 0.5 V. VGS step during measurement was 5 mV. Inset: 
zoom-in image of ID-VGS curve between -0.8 V to -0.7 V. A threshold voltage shift toward positive 
direction can be observed at high VDS, indicating negative DIBL effect. The thickness of the MoS2 
flake is 5.3 nm, estimated from AFM characterization. This device has a channel length of 2 μm 
and channel width 5.6 μm. 500 oC RTA in N2 for 1 min was done during substrate preparation on 
gate dielectric for this device. b ID-VDS characteristics measured at room temperature at VGS from 
-0.65 V to -0.55 V in 0.025 V step. Clear NDR can be observed because of the negative DIBL 
effect induced by negative capacitance. c. Illustration of band diagram of negative DIBL effect. 
The negative DIBL origins from the capacitance coupling to from drain to interfacial layer between 
Al2O3 and HZO. d. Simulation of interfacial potential vs. VDS. When VDS is increased, the 
interfacial potential is reduced so that the carrier density in MoS2 channel is reduced. Thus, the 
channel resistance is increased and drain current is reduced. 
Figure 4 | On-state characteristics and self-heating of MoS2 NC-FETs. a ID-VDS characteristics 
measured at room temperature at VGS from -1 V to 9 V in 0.5 V step. The thickness of the MoS2 
flake is 3 nm. This device has a channel length of 100 nm. The maximum stress voltage over EOT 
in this device is about 2 V/nm. Maximum drain current is 510 μA/μm. Clear negative drain 
differential resistance can be observed at high VGS. b gD-VDS characteristics from Fig. 4a at VGS=9 
V. gD less than zero at high VDS highlights the NDR effect due to self-heating. c Thermoreflectance 
image and d temperature map at different power density from 0.6 W/mm to 1.8 W/mm. The heated 
channel suggests that the self-heating effect has to be considered in MoS2 NC-FETs with large 
drain current. 
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Methods 
ALD Deposition. Hf1−xZrxO2 film was deposited on a heavily doped silicon substrate. Prior to 
deposition, the substrate was cleaned by RCA standard cleaning and diluted HF dip, to remove 
organic, metallic contaminants, particles and unintentional oxides, followed deionized water rinse 
and drying. The substrate was then transferred to an ALD chamber to deposit Hf1−xZrxO2 film at 
250 °C, using [(CH3)2N]4Hf (TDMAHf), [(CH3)2N]4Zr (TDMAZr), and H2O as the Hf precursor, 
Zr precursor, and oxygen source, respectively. The Hf1−xZrxO2 film with x = 0.5 was achieved by 
controlling HfO2:ZrO2 cycle ratio of 1:1. To encapsulate the Hf1−xZrxO2 film, an Al2O3 was 
subsequently in-situ deposited using Al(CH3)3 (TMA) and H2O also at 250 °C.  
Device Fabrication. 20 nm Hf0.5Zr0.5O2 was deposited by ALD as a ferroelectric insulator layer 
on heavily doped silicon substrate after standard surface cleaning. Another 10 nm aluminum oxide 
layer was deposited as an encapsulation layer to prevent the degradation of HZO by the reaction 
with moisture in air. BCl3/Ar dry etching process was carried out to adjust the thickness of Al2O3 
down to 2 nm for capacitance matching. The annealing process was then performed in rapid 
thermal annealing in nitrogen ambient for 1 minute at various temperatures. MoS2 flakes were 
transferred to the substrate by scotch tape-based mechanical exfoliation. Electrical contacts using 
100 nm nickel electrode were fabricated using electron-beam lithography, electron-beam 
evaporation and lift-off process.  
Device Characterization. The thickness of the MoS2 was measured using a Veeco Dimension 
3100 AFM system. DC electrical characterization was performed with a Keysight B1500 system. 
Fast I-V measurement was carried out using a Keysight B1530A fast measurement unit. C-V 
measurement was done with an Agilent E4980A LCR meter. Room temperature electrical data 
was collected with a Cascade Summit probe station and low temperature electrical data was 
  16 
collected with a Lakeshore TTP4 probe station. Thermoreflectance imaging was done with a 
Microsanj thermoreflectance image analyzer. Raman and photoluminescence measurements were 
carried out on a HORIBA LabRAM HR800 Raman spectrometer. 
Data availability. The data that support the findings of the study are available from the 
corresponding author upon reasonable request. 
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1. Fast I-V measurement of ferroelectric MOS capacitors 
 
To study ferroelectric characteristics of the gate stack, a ferroelectric test structure is 
designed for fast I-V and C-V measurement. Fig. S1a shows the schematic of the ferroelectric 
MOS capacitor for test structure and Fig. S1b shows an optical image of the ferroelectric MOS 
capacitors. Hafnium zirconium oxide (HZO) was deposited by atomic layer deposition (ALD) for 
20 nm as ferroelectric insulator layer on heavily doped silicon substrates. Another 10 nm aluminum 
oxide (Al2O3) layer was deposited as an encapsulation layer for capacitance matching and to 
prevent degradation of HZO due to air exposure. The annealing process was performed in rapid 
thermal annealing (RTA) in nitrogen ambient for 1 minute at various temperatures. Ti/Au with 30 
nm/60 nm was used as electrode metal. 
 
 
Figure S1 | Illustration of MOS structure for Pulsed I-V measurement. a Schematic diagram of a ferroelectric 
MOS capacitor for fast I-V measurement. b Optical image of the ferroelectric MOS capacitors from top view. 
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To validate the ferroelectricity of the gate stack used in this work, current response to a 
triangular voltage signal was measured to characterize the hysteresis loop of polarization versus 
electric field (P-E). All current responses from no RTA to 600 oC RTA deviate from a square wave 
signal, indicating the MOS capacitors measured in this work is not linear capacitors (Fig. S2a). 
The hysteresis loops of P-E at different temperatures are obtained from the integration of current 
response as a function of voltage, to obtain the polarized charge density1. From the hysteresis loop 
of P-E, it is confirmed that the samples with 400 oC and 500 oC exhibit stronger ferroelectricity, 
compared to those with no RTA or 600 oC.  
Grazing incidence X-ray diffraction (GI-XRD) analysis in Fig. S2d depicts the 
crystallization behaviors of HZO with no RTA and 400 oC. The sample with 400 oC reveals 
apparent orthorhombic phases (o-phases). The formation of non-centrosymmetric o-phase is 
believed to lead to the ferroelectricity of HZO films after annealing2,3, as confirmed in Fig. S2b. 
The slightly crystallized HZO found in the sample with no RTA is attributed to the thermal budget 
of ALD Al2O3 deposition.  
  4 
 
 
 
 
Figure S2 | Ferroelectricity in the gate stack. a Current response to a triangular voltage signal of the ferroelectric 
capacitor in Fig. S1 without RTA and with RTA from 400 oC to 600 oC in N2 ambient for 1 min. b Temperature 
dependence of the P-E hysteresis curves obtained from a. c Current response of a linear capacitor with 20 nm Al2O3 
only as dielectric. d GI-XRD diffractograms of HZO. The formation of non-centrosymmetric o-phase is believed to 
lead to the ferroelectricity of HZO films after annealing at 400oC. 
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2. Gate leakage current of MoS2 NC-FETs 
 
The gate leakage current was measurement simultaneously with ID, as shown in Fig. S3. It is the 
gate leakage current and ID-VGS characteristics simultaneously measured in the MoS2 NC-FET for 
Fig. 2c. A constant gate leakage current ~pA level means the gate leakage current is negligible in 
subthreshold region and the measured leakage is the lower detection limit of the equipment, as a 
medium power SMU is used for gate leakage current to speed up measurement here instead of a 
high-resolution SMU for ID.  
  
 
 
Figure S3 | Gate leakage current in MoS2 NC-FETs. Gate leakage current and ID-VGS characteristics simultaneously 
measured in the MoS2 NC-FET for Fig. 2c. 
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3. Effect of RTA temperature on the subthreshold slope of MoS2 NC-FETs 
 
As the annealing temperature is quite critical to ferroelectricity of the gate stack, we carried 
out the statistic study of the effect of RTA temperature on the SS of MoS2 NC-FETs. As the RTA 
was performed after the gate stack deposition and before the transfer of MoS2 flake, only the 
substrate, HZO and Al2O3 were affected. Fig. S4a-c shows the SSFor, SSRev,min#1 and SSRev,min#2 
versus RTA temperature, respectively. It is found that devices with 400 oC RTA show the lowest 
 
 
Figure S4 | Statistic study of the effect of RTA temperature on the subthreshold slope and hysteresis of MoS2 
NC-FETs. a SSFor, b SSRev,min#1, c SSRev,min#1. d hysteresis. Each data point contains the measurement of at least 8 
individual devices with the same fabrication process. The SS and hysteresis presented here are all from ID-VGS 
characteristics measured at 5 mV VGS step. The hysteresis is measured as VGS-difference between forward and reverse 
sweeps at ID=1 nA/μm and at VDS=0.1 V. All the devices have the device structure as shown in Fig. 1. 
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SS for all three SS characteristics. Meanwhile, devices with 500 oC RTA have lower SSFor and 
SSRev,min#1 than devices without RTA and devices with 600 
oC RTA. This RTA temperature 
dependence of SS is very consistent with the results from Fig. S2. Devices with 400 oC or 500 oC 
RTA have lower SS comparing with devices without RTA or with 600 oC RTA because the 
stronger ferroelectricity, as shown in Fig. S2b. A statistic study on temperature dependent 
hysteresis is shown in Fig. S4d. It is found that MoS2 NC-FETs with 500 
oC RTA exhibit the 
lowest hysteresis comparing with devices without RTA, devices with RTA at 400 oC and 600 oC. 
All hysteresis data collected here is from ID-VGS characteristics measured in fast sweep mode with 
5 mV VGS step and at VDS=0.1 V. 
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4. Layer number determination of MoS2 flake and mono-layer MoS2 NC-FET 
Monolayer, bi-layer and multi-layer MoS2 flakes were identified using three techniques: 
Raman shift4, photoluminescence spectra5 and AFM measurement6. There are two characteristic 
Raman modes, the in-plane vibrational mode and the out-of-plane vibrational mode with Δω=18.5 
cm-1 indicating mono-layer and Δω=21.4 cm-1 indicating bi-layer, as shown in Fig. S5a. 
Meanwhile, mono-layer MoS2 is well known to have a direct bandgap so that there is a strong peak 
in photoluminescence spectra as shown in Fig. S5b. It is straight forward to distinguish mono-layer 
MoS2 from bi-layer or few-layer MoS2. AFM measurement is also applied to determine the 
thickness and a mono-layer MoS2 flake in this work is measured to be around 0.9 nm, as shown in 
Fig. S5c. Fig. S5d shows the ID-VGS characteristics of a mono-layer MoS2 NC-FET. Severe SS 
degradation is observed at low VDS due to the large Schottky barrier height for mono-layer MoS2 
at metal/channel contacts. 
  9 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure S5 | Mono-layer identification and monolayer MoS2 NC-FET. a Raman spectrum measurement of mono-
layer and bi-layer MoS2. b Photoluminescence measurement of single-layer and bi-layer MoS2. c AFM measurement 
of a mono-layer MoS2 flake. d ID-VGS characteristics of a mono-layer MoS2 NC-FET with 0.5 μm channel length. 
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5. Low temperature measurement of a bi-layer MoS2 NC-FET 
Fig. S6 shows the low temperature measurement of a bi-layer MoS2 NC-FET from 160 K 
to 220 K. The device has a channel length of 0.5 μm and a channel width of 2.5 μm. The low 
temperature electrical data was collected with a Lakeshore TTP4 probe station. Measured SS is 
below the thermionic limit down to 220 K. SS below 190 K shows above the thermionic limit 
because of stronger impact of Schottky barrier on SS. 
 
 
 
Figure S6 | Low temperature measurement of a bi-layer MoS2 NC-FET. ID-VGS characteristics of a bi-layer MoS2 
NC-FET with 0.5 μm channel length, 2.5 μm channel width. a 160 K. b 190 K. c 220 K. d 250 K. e 280 K. 
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6. Experiment setup for thermoreflectance imaging 
 
The thermoreflectance (TR) measurement system setup is shown in Fig. S77,8. A high-
speed LED pulse illuminates the device, and a synchronized chare coupled device (CCD) camera 
captures the reflected image, as shown in Fig. 7a. The MoS2 is illuminated through an LED (λ = 
530 nm) via an objective lens. The reflected light from the surface of MoS2 channel is captured on 
a variable frame rate, 14-bit digitization, Andor CCD camera.  
For the transient measurement of temperature, the device is periodically turned ON and 
OFF by a VDS pulse, as shown in Fig. S7b, allowing the channel to heat and cool, respectively. By 
controlling the delay of the LED pulse with respect to the beginning of the VDS pulse, the TR image 
can capture different phases of the transient heating and cooling kinetics. The delay time for the 
LED illumination can be varied and each illumination pulse acts as a camera shutter. Every VDS 
cycle produces an image capturing the thermal state of the substrate at a given time delay. The 
 
 
Figure S7 | Illustration of thermoreflectance imaging measurement system. a A schematic of thermoreflectance 
imaging system. A pulse generator (VDS) and a constant voltage source (VGS) drive the transistor. A control computer 
triggers the illumination driver and the CCD camera for a given delay time with respect to VDS. b Timing diagram for 
transient TR imaging with a given LED delay time (td). 
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average of these images improves the signal-to-noise ratio and produces a high-resolution map of 
temperature. In this work, temperature was measured at the last 100 μs of the 1 ms drain voltage 
pulse (10 ms period).  
The change in reflectivity (ΔR) under visible spectral range is proportional to the change 
in temperature, so that once the TR coefficient is obtained, ΔR can be mapped to differential 
increase in temperature (ΔTS). Unfortunately, TR coefficient must be calibrated, because it 
depends on the wavelength, the angle of incidence, and the polarization of the incident light, as 
well as the surface properties of the reflecting material. The calibration is performed by heating 
the sample by placing it on an external microthermoelectric stage. The temperature of the sample 
is monitored by micro-thermocouple while capturing the reflection changes by the CCD camera. 
The TR coefficient for the specific setup is obtained by plotting the change in reflectivity as a 
function of temperature measured by the thermocouple. Here, TR coefficient is calibrated on 
exfoliated MoS2 flakes. 
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7. Simulation of MoS2 NC-FETs 
As shown in Fig. S8a a negative capacitance MoS2 transistor can be treated as an intrinsic 
MoS2 transistor in series with an HZO ferroelectric capacitor. In addition, the electrical behavior 
of HZO ferroelectric capacitor can be described by Landau-Khalatnikov (LK) equation9-11. Landau 
coefficients are extracted from the experimental P-E curve of HZO. For the intrinsic MoS2 
transistor, one can obtain its transfer characteristic and output characteristic using classical drift-
diffusion method. To simulate the experimental device (metal (Heavily-doped silicon)-
ferroelectric oxide-insulator-semiconductor), we will assume that the potential distribution is 
essentially uniform across the gate dielectric, which simplifies the overall analysis by allowing 
one to decouple the HZO dielectric from the standard MOSFET structure12-14. In fact, the errors 
caused by this approximation can be ignored when the thickness of ferroelectric layer is not too 
thick15,16. The other device parameters are extracted from the experimental transfer characteristics. 
All simulations assume 1 μm channel length, 8.6 nm thick MoS2 flake, and 2 nm Al2O3 capping, 
unless otherwise specified. 
Landau coefficients (α, β, γ) are extracted from the P-E measurement on the TiN/HZO/TiN 
structure, as shown in Fig. S8c, in which ALD HZO process condition is exactly same as the one 
for the HZO/Al2O3 stacks but with TiN as top and bottom metallic electrodes. The complete LK 
equation is written as17, 
    𝑉𝐺𝑆 = 𝑉𝑚𝑜𝑠 + 𝑉𝑓 = 𝑉𝑚𝑜𝑠 + 2𝑡𝑓𝛼𝑄𝑎𝑣 + 4𝑡𝑓𝛽𝑄𝑎𝑣
3 + 6𝑡𝑓𝛾𝑄𝑎𝑣
5 + 𝜌𝑡𝑓
𝑑𝑄𝑎𝑣
𝑑𝑡
   (1) 
𝑄𝑎𝑣 =
𝑄𝑐ℎ+𝑄𝑝1+𝑄𝑝2
𝑊𝐿
          (2) 
𝑄𝑝1 = 𝐶𝑓𝑟𝑊𝑐ℎ(𝑉𝑚𝑜𝑠 − 𝑉𝑆)         (3) 
𝑄𝑝2 = 𝐶𝑓𝑟𝑊𝑐ℎ(𝑉𝑚𝑜𝑠 − 𝑉𝐷)         (4) 
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where Qav is the average gate charges density per area. Qch is the intrinsic channel area 
charge, Qp1 is the parasitic charges caused by the source-gate capacitance, and Qp2 is the parasitic 
charges caused by the drain-gate capacitance. α, β, and γ are Landau coefficients, which are 
material dependent constants; tf is the thickness of the ferroelectric film; and Vf is the external 
applied voltage across the ferroelectric layer. ρ is an equivalent damping constant of HZO.  
The Landau coefficients are extracted to be α=-1.1911e8 m/F, β=4.32e9 m5/F/coul2, and 
γ=0 m9/F/coul4, as shown in Fig. S8c. Fig. S8d shows the simulation results based on these 
experimental Landau coefficients which exactly match with our experimental results. Based on the 
Landau coefficients extracted from experimental P-E and eqn. (1), the capacitance of ferroelectric 
capacitor (CFE) can be calculated using experimental Landau coefficients, 
    𝐶𝐹𝐸 =
𝑑𝑄𝑎𝑣
𝑑𝑉𝑓
=
1
2𝛼𝑡𝑓+12𝛽𝑡𝑓𝑄𝑎𝑣
2 +30𝛾𝑡𝑓𝑄𝑎𝑣
4        (5) 
The internal gain condition and the non-hysteretic condition for MoS2 NC-FETs are 
discussed based on the experimental P-E and extracted Landau coefficients. To prevent hysteretic 
behavior and obtain a steep SS at the same time, some design rules must be obeyed. These design 
principles could be derived from its small-signal capacitance circuit of a 2D NC-FET as shown in 
Fig. S8b. SS can be written as, 
    𝑆𝑆 =
2.3𝑘𝐵𝑇
𝑞
⋅
1
𝜕𝜙𝑠
𝜕𝑉𝑔𝑠
=
2.3𝑘𝐵𝑇
𝑞
(1 +
𝐶2𝐷
𝐶𝑜𝑥
) ⋅ (1 −
𝐶𝑑𝑒𝑣𝑖𝑐𝑒
|𝐶𝐹𝐸|
)      (6) 
   𝐶𝑑𝑒𝑣𝑖𝑐𝑒 = 2𝐶𝑓𝑟 +
𝐶2𝐷𝐶𝑜𝑥
𝐶2𝐷+𝐶𝑜𝑥
         (7) 
Note that Cfr is the parasitic capacitance. SS must satisfy the condition, 0<SS<2.3kBT/q, so 
that non-hysteretic behavior and a sub-thermionic SS (internal gain>1) could be obtained at the 
same time. The constraint conditions as the equations (8, 9) deduced from (6) are, 
    𝐶𝑑𝑒𝑣𝑖𝑐𝑒 < |𝐶𝐹𝐸|          (8) 
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   |𝐶𝐹𝐸| < 𝐶𝑒𝑞           (9) 
   𝐶𝑒𝑞 = (1 +
𝐶𝑜𝑥
𝐶2𝐷
) ⋅ 𝐶𝑑𝑒𝑣𝑖𝑐𝑒         (10) 
If no parasitic capacitance is considered as Cfr=0, the constraint conditions and SS become, 
   
𝐶2𝐷𝐶𝑜𝑥
𝐶2𝐷+𝐶𝑜𝑥
< |𝐶𝐹𝐸|          (11) 
   |𝐶𝐹𝐸| < 𝐶𝑜𝑥           (12) 
   𝑆𝑆 =
2.3𝑘𝐵𝑇
𝑞
(1 +
𝐶2𝐷(|𝐶𝐹𝐸|−𝐶𝑜𝑥)
|𝐶𝐹𝐸|𝐶𝑜𝑥
)         (13) 
To satisfy non-hysteretic conditions, |CFE| need to be greater than Cdevice (eqn. (8)), while 
to satisfy internal gain condition (internal gain>1, SS<2.3kBT/q), |CFE| need to be less than Ceq 
(eqn. (9)). Note that Ceq equals to Cox if Cfr=0. C
-1 of |CFE|, Cdevice, and Ceq are compared as shown 
in Fig. S8e with different tf. It is clear to see that if tf is greater than 72.5 nm, |CFE| becomes smaller 
than Cdevice which is against eqn. (8) so that hysteresis will be introduced, as shown in Fig. S8f. If 
|CFE| is less than Ceq, the design satisfies the internal gain condition where SS can be less than 2.3 
kBT/q, as shown in Fig. S8e. When the gate voltage is in subthreshold region, |CFE| is less than Ceq 
among all tf.  
The internal gain condition and non-hysteresis condition are directly related with the Cfr. 
If Cfr=0, the internal gain condition (|CFE|<Cox) as eqn. (12), can’t be fulfilled since the minimum 
|CFE| obtained for 20 nm HZO from eqn. (2) is about |CFE|=13.1 μF/cm2, which is larger than the 
Cox=3.54 μF/cm2 (2 nm Al2O3). Therefore, Cfr must be considered to fulfill the internal gain 
conditions, as calculated in Fig. S8e. With the existence of Cfr, |CFE| can be smaller than Ceq, which 
fulfills the internal gain condition in eqn. (9). Fig. S8g shows the impact of Cfr on the SS vs. ID 
characteristics. It is clear that if Cfr=0, the SS of the MoS2 NC-FET is the same as 2.3kBT/q so that 
no internal gain can be obtained as predicted by eqns. (12, 13). However, if we consider the impact 
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of Cfr, SS can be less than 2.3kBT/q (internal gain>1) because eqn. (9) is fulfilled as shown in Fig. 
8e.  
Fig. 8h shows the tox-tf design plane of the device. The boundary line between two regions 
represents the capacitance match: -CFE=Cdevice. The cyan area represents the design space of 
transfer characteristics with non-hysteresis and a steep SS. Even though the subthreshold slope 
would be reduced when tf increases, the hysteresis must be avoided in logic applications. Thus, the 
device geometries (tf-tox) should be co-optimized to avoid the hysteresis and achieve a steep SS at 
the same time.  
The simulation results MoS2 NC-FETs are discussed in details after satisfying the internal 
gain and non-hysteretic conditions. As shown in Fig. S9a, it can be observed that IDS decreases 
obviously as tf increases for a given gate voltage when the device works in the depleted regime 
(VGS<VFB). VFB is defined as the gate voltage when the total gate (or channel) charges reaches 
zero. In a junctionless transistor, this critical voltage differentiates between depletion-mode 
subthreshold operation vs. accumulation mode above threshold operation15. Note that VFB is bigger 
than VFB0 (flat-band voltage when VDS=0 V) because there is a depleted region in the drain terminal 
when VDS is not zero. Thus, the increasing of tf lowers the off-state current significantly and 
improve threshold voltage compared with its conventional MoS2 transistor (when tf=0 nm, a MoS2 
NC-FET is reduced to a MoS2 transistor). In contrast, in the on-state accumulation regime 
(VGS>VFB), IDS increases when tf increases. In other words, both on and off state performances 
improve with tf, so long the transistor is operated in the NC-FET mode. The phenomenon can be 
explained as follows. Fig. S9b shows that the interfacial potential (Vmos) varying with VGS for 
different tf. When VGS is smaller than VFB (in the depleted regime), Vmos deceases with tf increasing 
while when VGS is bigger than VFB (in the accumulation regime), Vmos increase with tf increasing. 
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Thus, the off-state current can be lowered and on-state current can be improved at the same time. 
Among the range of HZO thicknesses possible, tf=20nm was chosen for processing convenience. 
For drift-diffusion based transistors, the subthreshold slope can be estimated as 2.3 
kBT/(dφS/dVGS). For negative capacitance FETs, the DC voltage gain (defined as the body factor 
m=dφS/dVGS) can be larger than 1, so that SS<2.3 kBT in this case. Fig. S9c shows that m varies 
with VGS for different tf. It can be seen that m>1 in the subthreshold regime for a MoS2 NC-FET 
and m enlarges when tf increases for a given VGS. It causes that SS can be smaller 60 mV/dec in a 
big range of IDS as shown in Fig. S9d. The results from our analytical model match well with those 
from the experimental data, as shown in Fig. 2. 
Fig. S9e shows the transfer characteristics of a MoS2 NC-FET for different VDS. Contrary 
to the normal MOSFETs, there is a reverse DIBL effect in the transfer characteristics of the MoS2 
NC-FET. That is, the threshold voltage increases when VDS increases. In order to understand this 
unique property, the Vmos varying with VGS for different VDS is shown in Fig. S9f. One observes 
that Vmos reduces when VDS increases in the subthreshold voltage. On the other hand, VDS has 
almost no impact on IDS of the intrinsic MoS2 transistor as shown in Fig. S9g. The reason is that 
while the DIBL effect of a long-channel intrinsic MoS2 transistor can be neglected, but this is not 
true for MoS2 NC-FET where IDS is reduced with increasing VDS. 
The NC-FET also exhibits a characteristic negative differential resistance (NDR) in the 
output characteristics. Fig. S9h illustrate the output characteristics of a MoS2 NC-FET for different 
VGS (with tf=20 nm). There is a clear NDR effect when the device works in the saturation region 
(VDS>VGS-Vth). Simulated Vmos vs VDS curves for different VGS are shown in Fig. 3d. It is seen that 
Vmos decreases when VDS increases when the device works in the saturation region. On the other 
hand, VDS has a small impact on IDS of the intrinsic MoS2 transistor when the device works in the 
  18 
saturation region. Thus, Vmos dominates the saturation current of the MoS2 NC-FET. That is, the 
saturation current is reduced with increasing VDS.  
Although the non-hysteretic conditions have been achieved in steady-state, hysteresis 
during ID-VGS measurements can still appear as the result of dynamic dumping factor ρ>0. Because 
the steady-state model is ideal while the actual measurement process is dynamic because the rise 
time of the gate voltage cannot be infinity so that Vmos cannot follow the change speed of VGS, 
which leads to the hysteresis (Fig. S10a). If there is no damping constant, as shown in Fig. S10d 
and S10e, no hysteresis can be observed for a MoS2 NC-FET with 20 nm HZO. But if we add a 
dumping resistor (RFE in Fig. S8b) so that ρ is greater than zero, hysteresis will exist again, as 
shown in Fig. S10b and S10c. Thus, the second origin of hysteresis is the existence of dumping 
constant in the ferroelectric HZO. 
Based on the discuss above, the hysteresis measured in this work is mostly dumping 
constant induced hysteresis, as shown in Fig. 2c in manuscript, which is measurement speed 
dependent. Therefore, our devices fulfill the condition of DC non-hysteretic and internal gain 
conditions. Meanwhile, by comparing the simulation results on parasitic capacitance, it can be 
concluded that the damping constant is the origin of the hysteresis and the parasitic capacitance 
causes the negative DIBL effect, as shown in Fig. S10b-e. And our experimental results in Fig. 3a 
in the manuscript qualitatively match with simulation results in Fig. S10. The experimental 
measured dumping factor is ρ ~ 30 Ωm for ferroelectric HZO18, which is used in this work for the 
prediction of working speed for MoS2 NC-FETs  shown in Fig S10f. It can be seen that the MoS2 
NC-FETs still maintain decent hysteresis up to 0.1-1 MHz. 
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Figure S8 | Experiments and simulations of the internal gain and non-hysteretic conditions on MoS2 NC-FETs. 
a Cross-section view of the MoS2 NC-FET in simulation. b Simplified small-signal capacitance representation of a 
MoS2 NC-FET for steady-state and dynamic simulation. C2D is the capacitance of MoS2 channel, Cox is the capacitance 
of the Al2O3 layer, and CFE is the capacitance of HZO layer. c Experimental polarization-voltage measurement on 
ferroelectric HZO with MIM structure (TiN/HZO/TiN). d ID-VGS characteristics for MoS2 NC-FET as in Fig. 2a and 
the simulation based on parameters extracted from Fig. S8c. c Comparison of C-1 between Ceq, Cdevice and |CFE|, which 
shows |CFE|>Cdevice to fulfill non-hysteretic condition and |CFE|<Ceq to fulfill internal gain condition. d ID-VGS 
characteristics at VDS=0.1 V for HZO films with various thicknesses. |CFE|<Cdevice at 100 nm HZO leads to a large 
hysteresis in steady-state. e SS vs. ID characteristics at different Cfr. f The tox-tf design plane of the MoS2 NC-FET. The 
boundary line represents the capacitance match: -CFE=Cdevice. 
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Figure S9 | Simulation of negative DIBL and NDR effect on MoS2 NC-FETs. a ID-VGS characteristics of MoS2 
NC-FETs with HZO thickness from 0 nm to 40 nm. b Interfacial potential vs. VGS with HZO thickness from 0 nm to 
40 nm. c DC voltage gain of MoS2 NC-FETs with HZO thickness from 0 nm to 40 nm. d SS-ID characteristics of 
MoS2 NC-FETs with HZO thickness from 0 nm to 40 nm. e ID-VGS characteristics of MoS2 NC-FETs at different VDS. 
f Interfacial potential vs. VGS of the same MoS2 NC-FET at different VDS. g ID-VGS characteristics of MoS2 FETs with 
no HZO dielectrics at different VDS. h ID-VDS characteristics of MoS2 NC-FETs at different VGS. Clear NDR can be 
observed at low VGS. 
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Figure S10 | Simulation on stability and the effects of parasitic capacitance and dumping constant. a Simulated 
transient behavior of a MoS2 NC-FET. Vmos cannot follow the change of VGS, which leads to the hysteresis. b ID-VGS 
characteristics with damping constant and parasitic capacitance for different VDS. c ID-VGS characteristics with 
damping constant and without the parasitic capacitance for different VDS. d ID-VGS characteristics without damping 
constant and with the parasitic capacitance for different VDS. e ID-VGS characteristics without damping constant and 
without the parasitic capacitance for different VDS. f ID-VGS characteristics for a MoS2 NC-FET at different 
frequencies. 
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